PODC Archives

ACM PODC Participants List

PODC@LISTSERV.ACM.ORG

Options: Use Forum View

Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Content-Type:
text/plain; charset=utf-8; format=flowed
Date:
Mon, 8 Feb 2016 12:02:06 +0000
Reply-To:
Paolo Romano <[log in to unmask]>
Subject:
MIME-Version:
1.0
Message-ID:
Content-Transfer-Encoding:
quoted-printable
Sender:
ACM PODC Participants List <[log in to unmask]>
From:
Paolo Romano <[log in to unmask]>
Parts/Attachments:
text/plain (129 lines)
          Apologies in case of cross-postings

- - - - - - - — - - - - - - - - - - - - - - - - - - - -

	*** CALL FOR PARTICIPATION & LIGHTNING TALKS ***

TRANSACT 2016
11th ACM SIGPLAN Workshop on Transactional Computing
March 12, 2016, Barcelona, Spain
In conjunction with the 21st ACM SIGPLAN Symposium on Principles and 
Practice of Parallel Programming (PPoPP 2016)

Website:http://conf.researchr.org/track/PPoPP-2016/TRANSACT-2016


** Overview **

The past decade has seen an explosion of interest in programming 
languages, systems, and hardware to support transactions, speculation, 
and related alternatives to classical lock-based concurrency. Recently, 
transactional memory has crossed two important thresholds. First, IBM 
and Intel are now shipping processors with hardware support for 
transactional memory (TM). Second, the C++ Standard Committee has been 
working intensively to integrate TM as a new language feature. On the 
other hand, the post-release discovery of an erratum in Intel’s hardware 
TM implementation has brought upfront the need for effective TM 
verification mechanisms. Overall, these developments highlight the 
demand for continued high quality transactional memory research.

Transact 2016, the eleventh in its series, will provide a forum to 
present and discuss the latest research on all aspects of transactional 
computing. The scope of the workshop is intentionally broad, with the 
goal of encouraging interaction across the languages, architecture, 
systems, database, and theory communities. Papers address implementation 
techniques, foundational results, applications and workloads, or 
experience with working systems. Environments of interest include the 
full range from multithreaded or multicore processors to high-end 
parallel and distributed computing platforms.


** Topics **

The workshop seeks papers on topics related to all areas of software and 
hardware for transactional computing. Specific topics of interest 
include but are not limited to:

    * Run-time systems
    * Hardware support
    * Applications, workloads, and test suites
    * Experience reports
    * Language mechanisms and semantics
    * Memory models
    * Transactions for non-uniform and non-cache coherent memory systems 
(e.g., NUMA, GPUs, RDMA, distributed transactions)
    * Formal verification
    * Speculative concurrency
    * Conflict detection and contention management
    * Debugging and tools
    * Static analysis and compiler optimizations
    * Checkpointing and failure atomicity
    * Persistence and I/O
    * Nesting and exceptions

Papers should present original research. As transactional memory spans 
many disciplines, papers should provide sufficient background material 
to make them accessible to the broader community. Papers focused on 
foundations should indicate how the work can be used to advance 
practice; papers on experiences and applications should indicate how the 
experiments reinforce or reflect principles.


** Call for lightning talks **

Following last year edition’s successful experience, we have set aside 
time for “Lightning talks”. Anyone may sign up to give a lightning talk, 
which must be no more than 5 minutes, ideally shorter.

To sign up ahead of time, send mail to the PC chair 
([log in to unmask]). You may sign up for multiple talks on different 
topics. If there is time, we will also allow signups during the workshop.


** Workshop Program **

Sat 12 March

09:00 - 10:30: Opening Session
09:00 - 10:00 - Keynote Speech: Prof. Maurice Herlihy, Brown University
10:00 - 10:30 - PHyTM: Persistent Hybrid Transactional Memory, Hillel 
Avni, Trevor Brown

11:00 - 12:30: Session 2: Speculation
11:00 - 11:30 - Lerna: Transparent and Effective Speculative Loop 
Parallelization, Mohamed M. Saad, Roberto Palmieri, Binoy Ravindran
11:30 - 12:00 - Implicit Acceleration of Critical Sections via 
Unsuccessful Speculation, Joseph Izraelevitz, Alex Kogan, Yossi Lev
12:00 - 12:30 - Lock Holder Preemption Avoidance via Transactional Lock 
Elision, Dave Dice, Tim Harris

14:00 - 15:30: Session 3: Irrevocability and Conflict Avoidance
14:00 - 14:30 - Ensuring Irrevocability in Wait-free Transactional 
Memory, Jan Kończak, Paweł T. Wojciechowski, Rachid Guerraoui
14:30 - 15:00 - On Extending TM Primitives using Low Level Semantics, 
Mohamed M. Saad, Roberto Palmieri, Ahmed Hassan, Binoy Ravindran
15:00 - 15:30 - The PRIDE Approach to Transactional Output, Tingzhe 
Zhou, Michael Spear

16:00 - 17:30: Session 4 Experimental studies on HTM efficiency
16:00 - 16:30 - The Influence of Malloc Placement on TSX Hardware 
Transactional Memory, Dave Dice, Tim Harris, Alex Kogan, Yossi Lev, 
Victor Luchangco
16:30 - 17:00 - Investigating the Performance of Hardware Transactions 
on a Multi-Socket Machine, Trevor Brown, Alex Kogan, Yossi Lev, Victor 
Luchangco
17:00 - 17:30 - Lightning Talks

** Travel Awards **

PPoPP 2016 has received funds to support travel to Barcelona for student 
authors of Transact’16 papers. Please contact the PC chair (Paolo 
Romano, [log in to unmask]) if you intend to apply for these funds.

############################

To unsubscribe from the PODC list:
write to: mailto:[log in to unmask]
or click the following link:
http://listserv.acm.org/SCRIPTS/WA-ACMLPX.CGI?SUBED1=PODC&A=1

ATOM RSS1 RSS2